





12: BIT LINE DECISION - DATA LATCHED


 $\blacksquare \ t_3$: Word line returned to quiescent $v_s/2$ $\blacksquare \ t_4$: Write data latched on bit lines


 \bullet t_5 : Word line pulled to V_s - Set/reset-gaps Ce LL

• t_6 : Word line returned to quiescent $v_{\rm s}/2$ • t_7 : bit lines actively returned to $v_{\rm s}$ clamp









 $\mathfrak{t}_{\mathsf{5}}$: word line pulled to 0 - set/reset $e_{\mathsf{APS}} \subset_{\mathcal{E}} \iota_{\mathcal{L}}$

 t_3 : Word line returned to quiescent $v_{\rm c}/2$

t₄: Write data latched on bit lines

 \mathfrak{t}_2 : Bit line decision - data latched

 $t_{\rm G}$: word line returned to quiescent $\, v_{\rm s}/2 \,$ t₇: BIT LINES ACTIVELY RETURNED TO 0 CLAMP

t8: READ/WRITE CYCLE COMPLETE

 \mathfrak{t}_0 : word line latched, active pull up to $\mathfrak{v}_{_{\mathbf{S}}}$ t₁: BIT LINE CLAMP RELEASED - SENSE AMP ON




Fig.5